

TITLE

METHOD FOR FORMING A BOTTLE-SHAPED TRENCH

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates in general to a semiconductor DRAM (Dynamic Random Access Memory) process. In particular, the present invention relates to a method for forming a bottle-shaped trench.

Description of the Related Art

10 DRAM capacitors generally consist of two electrodes isolated by an insulating material. The electrical charge capability of DRAM is determined by the thickness of the insulating material, the surface area of electrodes and the electrical properties of the insulating material. As ICs
15 become more compact, semiconductor design has reduced device dimensions increasing density to accommodate a large number of memory cells. Conversely, memory cell electrodes must provide sufficient surface area for electrical charge storage.

20 Under the conditions mentioned above, DRAM trench storage node capacitance is reduced accordingly. Hence, a means of increasing storage capacitance to maintain excellent performance is necessary.

 Currently, the preferred method of increasing DRAM
25 storage capacitance is to increase the bottom width of the trench, forming a bottle-shaped capacitor to increase the usable surface area of the trench. Referring to FIGS 1A~1F,

Client's ref.: 91080
Our ref: 0593-10033us/final/yyhsu/Steve

a semiconductor substrate with a trench is first provided, as shown in FIG. 1A, wherein symbol 100 represents the semiconductor substrate, symbol 102 represents the oxide layer, symbol 104 represents the nitride layer, and symbol 106 represents the trench.

Then, in FIG. 1B, a TEOS (Tetra-Ethyl-Ortho-Silicate) layer is formed conformally as a barrier layer 108. Next, in FIG. 1C, a sacrificial layer 110 comprising polysilicon material, is filled in the bottom of the trench. Next, the barrier layer 108 is removed from the nitride layer 104 and the trench sidewalls not covered by sacrificial layer 110. In FIG. 1D, an oxide layer 112' is formed conformally on the surface of the nitride layer 104, the trench sidewalls and the sacrificial layer 110.

Subsequently, in FIG. 1E, the oxide layer 112' covering the nitride layer 104 and the trench bottom is removed by an anisotropic etching to form a collar oxide 112 on the upper sidewalls of the trench, and sacrificial layer 110 is then removed.

Finally, the barrier layer 108 covering the trench bottom is removed using DHF (dilute Hydrofluoric Acid), while the trench sidewalls and semiconductor substrate surface are etched with an $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution forming the bottle-shaped trench, as shown in FIG. 1F.

When viewed in cross-section, the bottle-shaped trench tapers gradually from the top to the bottom of the trench, presenting a bottle shape. Additionally, a collar oxide can be optionally formed on the upper sidewalls of the trench, as shown in FIG. 2E, or be omitted, as shown in FIG. 3E.

In FIG. 1F, when the trench is etched with $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution, due to the structure of semiconductor silicon crystal, awl-shaped structures, represented by symbol A, are easily formed at the bottom of the bottle-shaped trench. When this occurs, subsequent formation of the capacitor dielectric layer covering the sidewalls and trench bottom is hindered by poor uniformity of reaction gas (AsH_3) diffusion, regardless of whether formation is achieved by gas phase deposition or ASG doping and also results in current leakage.

SUMMARY OF THE INVENTION

To address the previously described disadvantages, an object of the present invention is to provide a method for forming a bottle-shaped trench. The method comprises filling the bottom of trench using a mask layer to prevent awl-shape formation in the susceptible crystal structure of the silicon semiconductor substrate during wet etching thus maintaining the original trench bottom profile.

An embodiment of the present invention provides a method for controlling the profile of the bottle-shaped trench, comprising providing a semiconductor having a pad layer structure with a trench formed therein, filling the bottom of the trench with a mask layer, etching the semiconductor substrate not covered by the mask layer, and removing the mask layer to form a bottle-shaped trench.

Another embodiment of the present invention provides a trench having a sidewall formed therein. A sidewall protective layer (collar oxide layer) is formed on top of the sidewalls, filling the trench with a mask layer, etching

Client's ref.: 91080
Our ref: 0593-10033us/final/yyhsu/Steve

the semiconductor substrate not covered by the mask layer and the sidewall protective layer, and removing the mask layer to form a bottle-shaped trench.

The above mentioned wet etching process forming the bottle-shaped trench comprises filling the trench with de-ionized water to diffuse the etchant therein causing a reaction with the semiconductor substrate to etch portions thereof not covered by the mask layer. The conventional method typically immerses the chip in $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution directly without exposure to de-ionized water. Due to the very fine dimensions of the trench, however, the $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution cannot reach the deep bottom of the trench, resulting in over etching of the top portion of the trench, etch-through to adjacent trenches. Therefore, the profile of the trench is very difficult to control.

The inventive method fills the trench with de-ionized water prior to immersing the trench in $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution. The de-ionized water enables thorough diffusion of etching solution throughout the trench, resulting in effective control of the etching rate, and maintaining the trench bottom profile.

The method of the invention offers the advantages of effective profile control and prevents awl-shape formation. The method additionally provides effective control of the etching rate, thus preventing over-etching during the wet etching process and increasing yield. Moreover, mask layer formation in the trench bottom enables precise control of the depth of the bottle-shaped trench.

DESCRIPTION OF THE DRAWINGS

For a better understanding of the present invention, reference is made to a detailed description to be read in conjunction with the accompanying drawings, in which:

5 FIGS. 1A~1F are cross sections showing the process of forming the conventional bottle-shaped trench.

 FIGS. 2A~2E are cross sections showing the first embodiment of the present invention.

10 FIGS. 3A~3E are cross sections showing the second embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

 In this specification, expressions such as "overlying the substrate", "above the layer", or "on the film" simply denote a relative positional relationship with respect to
15 the surface of the base layer, regardless of the existence of intermediate layers. Accordingly, these expressions may indicate not only the direct contact of layers, but also, a non-contact state of one or more layers.

First Embodiment

20 Referring to FIG. 2A, a semiconductor substrate 200 with a pad layer structure (a pad nitride 204 is stacked over a pad oxide 202) and a trench 206 formed thereon is first provided, a sidewall protective layer (collar oxide layer) is formed at the top of the upper sidewalls of the
25 trench to protect the trench from the subsequent wet etching process. Preferably the sidewall protective layer is an oxide layer, formation of which is described in the related

art (collar oxide 112) hence its description is omitted here.

A masking material, such as a photoresist, is then deposited formed in the bottom of the trench by spin-
5 coating. The resulting material layer is then etched back to form a masking layer 228 to protect the bottom of the trench. In this embodiment, the mask layer is recessed about 600nm below the top of the trench but the depth is not restricted to this and may be altered depending on
10 requirements so long as the remaining masking material sufficiently protects the trench bottom.

Subsequently, the above mentioned trench 206 is filled with the de-ionized water 230, as shown in FIG. 2C. An etchant, such as $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution, is then added
15 and diffuses (shown as D) throughout the entire trench, thereby etching the semiconductor substrate. Sequentially, the steps of the method comprise filling the trench with de-ionized water, adding the $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution immersing a chip with the above mentioned semiconductor
20 substrate 200 in the de-ionized water, then immersing the chip in an etching solution containing $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etchant.

The purpose of the etching steps is to etch portions of the semiconductor substrate not covered by the sidewall protective layer 212 and the mask layer 228 in the trench.
25 Since the sidewall of trench 206 is protected by sidewall protective layer 212, the $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution is thoroughly diffused from the top of the trench to the bottom by the de-ionized water. As with the isotropic etching, the etchant contacts the sidewalls of the trench beside the
30 sidewall protective layer for a longer period of time,

resulting in the etched area at the top of the trench being slightly wider than at the bottom and extending the cross-section at the sidewalls of the trench beside the sidewall protective layer 212, as shown in FIG. 2D. The cross
5 section area is tapered toward the bottom of the trench, thus the bottle-shaped trench 216 is obtained.

Finally, the mask layer 228 at bottom of the trench, as shown in FIG. 2E, is removed with a solution comprising a mixture of, for example, H_2SO_4 and Hydrogen Peroxide to
10 obtain the bottle-shaped trench 216.

In the above embodiment, the original trench bottom profile is maintained during the etching process due to the mask layer 228 and the etching depth is controlled to prevent over-etching. The mask layer is removed after
15 etching, to obtain the bottle-shaped trench, meeting process requirements for both depth and profile, and preventing current leakage arising from awl-shape formation caused by the conventional method.

Additionally, during wet etching using the NH_4OH+H_2O ,
20 the trench is first filled with de-ionized water to enable thorough diffusion of the NH_4OH+H_2O etching solution throughout the entire trench. Use of de-ionized water effectively controls the etching rate preventing etch-through of adjacent trenches due to the faster etching rate
25 in the upper portion of the trench, by preventing NH_4OH+H_2O etchant from directly filling the dry trench which can result in device damage.

Second Embodiment

The only difference from the first embodiment is that
30 the second embodiment does not form sidewall protective

layer 212, as shown in FIG. 3A. The present invention is also applicable to a trench without sidewall protective layer 212. In practical terms, the extended dimensions of top of the trench are provided to aid in filling the subsequent conductive materials, such as the polysilicon layer, into the trench, preventing formation of a seam on the narrowed trench top filled by a conductive layer, thus enhancing yield.

After formation of the above mentioned trench 306, a masking material, such as a photoresist, is formed in the trench bottom by spin-coating. The layer is then etched back to form a masking layer 328 to protect the bottom of the trench. In this embodiment, the mask layer is recessed about 600nm below the top of the trench but the depth is not restricted to this and may be altered to meet requirements so long as the remaining masking material sufficiently protects the trench bottom.

Subsequently, as in the first embodiment, the above mentioned trench 306 is filled with the de-ionized water 330, as shown in FIG. 3C. An etchant, such as $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution, is then added and diffuses (shown as D) throughout the entire trench, thereby etching the semiconductor substrate. Sequentially, the steps of the method comprise filling the trench with de-ionized water, adding the $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution immersing a chip with the above mentioned semiconductor substrate 200 in the de-ionized water, then immersing the chip in an etching solution containing $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etchant.

The purpose of the etching steps is to etch portions of the semiconductor substrate of the trench 306 not covered by

the mask layer 328. Since there is no sidewall protective layer to protect the trench sidewall 306, the $\text{NH}_4\text{OH}+\text{H}_2\text{O}$ etching solution is thoroughly diffused from the top to the bottom of the trench by de-ionized water, so that the semiconductor substrate around the top of the trench is etched first for a longer etching time, so that the etching area at top of the trench is slightly wider than at the bottom, extending to the dimensions shown by the cross section area in FIG. 3D. The cross-section area is tapered toward the bottom of the trench, thus the bottle-shaped trench 316 is obtained.

Finally, as in the first embodiment, the mask layer 328 at bottom of the trench, as shown in FIG. 3E, is removed by a solution comprising a mixture of, for example, H_2SO_4 and Hydrogen Peroxide.

In the second embodiment, formation of the sidewall protective layer is omitted, thus extending the cross section area at the top of the trench. The advantages are the same as those attained by the first embodiment, and included preventing a seam from arising at the top of the narrowed trench thus facilitating the subsequent filling of conductive materials into the trench and further increasing yield.

The method of the present invention for forming bottle-shaped trench provides the following advantages. Effective control of the trench bottom depth and profile, preventing over-etching of the trench bottom and awl-shape formation, and further preventing poor uniformity of gas diffusion in subsequent capacitor dielectric layer formation. The device is additionally protected from

Client's ref.: 91080

Our ref: 0593-10033us/final/yyhsu/Steve

current leakage ensuring excellent performance. Additionally, effective control of the etching rate prevents over-etching and resulting etch-through of adjacent trenches during the wet etching process. Finally, the seam arising
5 from conventional filling of the narrowed trench top with the conductive layer is prevented.

As mentioned above, the method of the invention provides enhanced product performance and increased process yield.

10 Although the present invention has been particularly shown and described above with reference to the preferred embodiment, it is anticipated that alterations and modifications thereof will no doubt become apparent to those skilled in the art. It is therefore intended that the
15 following claims be interpreted as covering all such alteration and modifications as fall within the true spirit and scope of the present invention.